Perform transistor-level layout for RF, mixed-signal, and analog RFID IC blocks. Collaborate with analog and digital designers on floorplanning, pin placement, power distribution, routing, matching, electromigration, and signal coupling. Conduct layout reviews, resolve DRC/LVS/ERC issues, support advanced semiconductor process nodes, and coordinate layout schedules and floorplan activities.