Senior mechanical design engineer responsible for designing and documenting semiconductor test hardware (contactors, sockets, alignment frames), performing FEA/thermal/motion analyses, supporting NPI and prototype builds, managing PDM/EC0/BOM processes, collaborating with manufacturing and suppliers, and providing technical leadership to ensure performance, reliability, and manufacturability in high-volume test environments.