Powerlattice Inc Logo

Powerlattice Inc

Senior/Staff Analog IC Design Engineer

Reposted 4 Hours Ago
Be an Early Applicant
Hybrid
Chandler, AZ
150K-200K Annually
Senior level
Hybrid
Chandler, AZ
150K-200K Annually
Senior level
The role involves designing and developing analog and mixed-signal integrated circuits, conducting simulations, providing layout guidance, and supporting silicon validation.
The summary above was generated by AI

About Us

PowerLattice is a well-funded semiconductor startup backed by leading Silicon Valley venture capital firms. We are developing a groundbreaking chiplet solution for a fundamental shift in how high-performance chips are powered, paving the way for the next generation of AI and advanced computing.

About the Role

We are seeking a motivated and detail-oriented Senior or Staff level Analog IC Designer to join our engineering team. In this role, you will design and develop high-quality analog and mixed-signal integrated circuits, contributing to fundamental analog building blocks from initial specification through post-layout verification and silicon validation.

You will work closely with cross-functional teams, including layout, verification, and silicon validation, and play a key role in delivering robust, production-ready designs.

Key Responsibilities
  • Design and develop core analog and mixed-signal circuit blocks, including bandgap references, oscillators, LDOs, op-amps, ADCs, and DACs

  • Translate system and block-level specifications into robust circuit architectures and implementations

  • Perform schematic capture, simulation, and optimization to meet performance, power, area, and reliability targets

  • Provide layout guidance and collaborate closely with layout engineers to ensure design intent is met

  • Perform post-layout (PEX) simulations and correlations with pre-layout analysis

  • Participate in design reviews and contribute to clear, thorough design documentation

  • Support silicon bring-up, block-level evaluation, characterization, and debugging

  • Apply best practices for analog design, verification, and sign-off

Minimum Qualifications

This role is Hybrid requiring 3 days a week onsite in the office

  • Bachelor’s degree in Electrical Engineering, Computer Science or a related field

  • 5+ years of hands-on analog design experience

  • Strong foundation in analog circuit theory, device physics, and CMOS technologies

  • Experience designing common analog blocks such as bandgaps, LDOs, oscillators, op-amps, ADCs, and DACs

  • Proven ability to carry designs from specification through schematic, simulation, layout guidance, and post-layout verification

  • Proficiency with industry-standard EDA tools (e.g., Cadence)

  • Solid experience with DC, AC, transient, noise, and corner simulations

  • Working knowledge of reliability, mismatch, and layout-dependent effects

  • Hands-on laboratory experience, including silicon bring-up, bench characterization, and debugging of analog/mixed-signal ICs

Preferred Qualifications

  • Experience with deep submicron CMOS process technologies

  • Familiarity with high-power or high-accuracy analog design techniques

  • Strong communication skills and the ability to work effectively in a collaborative team environment

Compensation & Benefits

Anticipated annual base salary for Member of Technical Staff: $150,000 - $200,000

  • Stock option grant

  • Comprehensive benefits package including health, dental, vision, and 401(k)

Similar Jobs

8 Days Ago
In-Office
Senior level
Senior level
Hardware • Semiconductor
The role involves designing critical analog and mixed-signal blocks for SoCs, supervising layouts, collaborating on specifications, and validating designs through lab testing.
Top Skills: AdcsCadence VirtuosoCmosDacsMatlabPythonSkillSpectreTcl
55 Minutes Ago
Remote or Hybrid
United States
143K-240K Annually
Senior level
143K-240K Annually
Senior level
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
Lead enterprise-scale service mesh implementation across AWS EKS clusters and hundreds of microservices. Establish Kubernetes standards, operate production infrastructure, improve GitOps and CI/CD automation, support PCI DSS compliance, mentor engineers, and drive reliability, observability, capacity planning, incident response, and global platform architecture for a 24/7 SaaS environment.
Top Skills: Amazon EksAWSAws App MeshCi/CdGitopsGoGrafanaHelmIstioKubernetesLinkerdLinuxMtlsNetwork PoliciesOpensearchPci DssPod Security StandardsPrometheusPythonRbacTerraform
55 Minutes Ago
Remote or Hybrid
United States
86K-145K Annually
Mid level
86K-145K Annually
Mid level
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
Manage post-acquisition integration programs and workstreams within SailPoint’s Integration Management Office. Responsibilities include creating integration plans, tracking milestones, dependencies, RAID logs, and TSA deliverables; coordinating cross-functional teams; supporting due diligence and Day 1 readiness; preparing executive status reports; improving integration playbooks; and leading complex integrations while managing budgets, risks, and synergies.
Top Skills: ConfluenceJIRAMicrosoft ProjectSlack

What you need to know about the Colorado Tech Scene

With a business-friendly climate and research universities like CU Boulder and Colorado State, Colorado has made a name for itself as a startup ecosystem. The state boasts a skilled workforce and high quality of life thanks to its affordable housing, vibrant cultural scene and unparalleled opportunities for outdoor recreation. Colorado is also home to the National Renewable Energy Laboratory, helping cement its status as a hub for renewable energy innovation.

Key Facts About Colorado Tech

  • Number of Tech Workers: 260,000; 8.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Lockheed Martin, Century Link, Comcast, BAE Systems, Level 3
  • Key Industries: Software, artificial intelligence, aerospace, e-commerce, fintech, healthtech
  • Funding Landscape: $4.9 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Access Venture Partners, Ridgeline Ventures, Techstars, Blackhorn Ventures
  • Research Centers and Universities: Colorado School of Mines, University of Colorado Boulder, University of Denver, Colorado State University, Mesa Laboratory, Space Science Institute, National Center for Atmospheric Research, National Renewable Energy Laboratory, Gottlieb Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account