Broadcom

ASIC Design Verification Engineer

Reposted 13 Days Ago

Be an Early Applicant

In-Office

Broomfield, CO, USA

108K-173K Annually

Senior level

In-Office

Broomfield, CO, USA

108K-173K Annually

Senior level

Verify high-throughput Ethernet ASICs for AI/ML acceleration using constrained-random methodologies. Develop SystemVerilog/UVM testbenches, drive coverage closure, collaborate with global design and architecture teams, and provide technical leadership in verification.

The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Would you like to become part of a stable team developing silicon products for Ethernet systems in the Cloud? Come join this team creating devices that accelerate AI/ML workflows! This team develops high throughput Ethernet solutions that deliver unprecedented performance at critically important power efficiency.

We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market using industry proven methodologies using System Verilog and UVM. You can become a member of an extremely skilled and efficient group of engineers.

This is a rare opportunity to be part of a team that leads products for a new line of devices. The candidate will work with our worldwide design and architecture teams to develop leading edge products. All aspects of Design Verification will be involved, along with opportunities for technical leadership.

Skills: Self motivated personality with a strong presence to do things right. Need to have a strong sense of teamwork and ability to work well with other. Constrained random verification methodologies with experience driving completion via coverage closure.

Preferable to have skills with SV and UVM, well versed in OOP

Tools/Languages: System Verilog (TB structures - Class, SVA, etc.), UVM, VCS, Incisive, Scripting skills a + (Python, Perl, ...)
Experience: Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 3+ years of related experience

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $127,100 - 203,400.
 

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Constrained Random Verification

Incisive

Oop

Perl

Python

Sva

System Verilog

Uvm

Vcs

Similar Jobs

Waymo

ASIC Design Verification Engineer

Yesterday

In-Office

170K-216K Annually

Mid level

170K-216K Annually

Mid level

Automotive

The ASIC Design Verification Engineer will work on defining specifications, executing test plans, developing verification infrastructure, and advocating best practices for autonomous vehicle compute platforms.

Top Skills: C/C++DdrEthernetNocsPcieSystemverilogUvm

Broadcom

ASIC Design Verification Engineer

Yesterday

In-Office

91K-152K Annually

Senior level

91K-152K Annually

Senior level

Software • Semiconductor • Manufacturing

The role involves verifying new ASIC designs using constrained random methodologies. It requires teamwork, technical leadership, and experience with design verification tools and languages.

Top Skills: IncisivePerlPythonSystem VerilogUvmVcs

NVIDIA

Senior Software Engineer

10 Days Ago

In-Office

136K-265K Annually

Senior level

136K-265K Annually

Senior level

Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse

Develop CAD software and methodologies for high performance chip design and verification at NVIDIA. Collaborate on EDA tools and provide project support.

Top Skills: C++PerlPythonTcl

What you need to know about the Colorado Tech Scene

With a business-friendly climate and research universities like CU Boulder and Colorado State, Colorado has made a name for itself as a startup ecosystem. The state boasts a skilled workforce and high quality of life thanks to its affordable housing, vibrant cultural scene and unparalleled opportunities for outdoor recreation. Colorado is also home to the National Renewable Energy Laboratory, helping cement its status as a hub for renewable energy innovation.

Key Facts About Colorado Tech

Number of Tech Workers: 260,000; 8.5% of overall workforce (2024 CompTIA survey)
Major Tech Employers: Lockheed Martin, Century Link, Comcast, BAE Systems, Level 3
Key Industries: Software, artificial intelligence, aerospace, e-commerce, fintech, healthtech
Funding Landscape: $4.9 billion in VC funding in 2024 (Pitchbook)
Notable Investors: Access Venture Partners, Ridgeline Ventures, Techstars, Blackhorn Ventures
Research Centers and Universities: Colorado School of Mines, University of Colorado Boulder, University of Denver, Colorado State University, Mesa Laboratory, Space Science Institute, National Center for Atmospheric Research, National Renewable Energy Laboratory, Gottlieb Institute