SambaNova Systems Logo

SambaNova Systems

Hardware Design Engineer

Posted 2 Days Ago
Be an Early Applicant
Remote
Hiring Remotely in United States
Senior level
Remote
Hiring Remotely in United States
Senior level
Design and implement SystemVerilog RTL for high-speed ASIC compute, memory, and networking subsystems. Define microarchitecture, optimize Power/Performance/Area, collaborate with verification/physical teams, prototype features with architects/software, mentor junior engineers, and improve design flow using AI and automation.
The summary above was generated by AI

The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale.

SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for enterprise and government organizations. Powered by the intelligent SN40L chip, the SambaNova Suite is a fully integrated platform, delivered on-premises or in the cloud, combined with state-of-the-art open-source models that can be easily and securely fine-tuned using customer data for greater accuracy. Once adapted with customer data, customers retain model ownership in perpetuity, so they can turn generative AI into one of their most valuable assets.

Sambanova Hardware Design Engineers are responsible for designing component units of the Reconfigurable Dataflow Unit ASICs deployed in our AI workload acceleration systems. They work alongside architects, design verification engineers, and physical design engineers to implement innovative features in hardware which provide unique value to Sambanova.

Key Responsibilities:

  • Define and document microarchitecture specifications for complex digital design elements for compute, memory, or networking subsystems
  • Code, integrate, and debug SystemVerilog RTL designs through the chip implementation and production lifecycle
  • Meet targets for Power, Performance and Area (PPA) using advanced digital design techniques for high-speed design
  • Work alongside design verification and physical design team owners to converge
  • Work with architects and software teams to prototype new features which improve application-level performance
  • Mentor junior design engineers on high-speed digital design techniques
  • Drive improvements into the design flow using AI and automation, including new EDA tool methodologies

Required Qualifications:

  • Minimum required education: Master’s or PhD degree in Computer Engineering or Electrical Engineering
  • Computer architecture and digital logic design
  • Knowledge of AI workload acceleration techniques and industry standard interconnects and protocols (e.g. AXI, PCIe, Ethernet, HBM/DDR)
  • Mastery of SystemVerilog design techniques for high speed, high performance ASICs
  • Demonstrated skill in converging functionality while making design decisions trading off Power, Performance, and Area (PPA)
  • Experience in digital logic synthesis tools and Static Timing Analysis (STA)
  • Proficiency in using industry standard tools for linting, Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC)
  • Proficiency in using tools and simulators for hardware performance analysis and tuning
  • Experience implementing SystemVerilog Assertions (SVA) for checking design intent
  • Familiarity with Git version control tool for managing release cycles
  • Scripting skills in Python and Linux Shell
How to Apply

Please submit your resume along with a cover letter. In your cover letter, we encourage you to describe your experience with a large-scale system you've architected, particularly any involving billing, entitlements, or monetization. Highlight the challenges you faced in ensuring scalability, reliability, and accuracy, and how you overcame them.



Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. 

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Top Skills

Systemverilog,Systemverilog Assertions (Sva),Axi,Pcie,Ethernet,Hbm,Ddr,Static Timing Analysis (Sta),Digital Logic Synthesis Tools,Eda Tools,Linting Tools,Clock Domain Crossing (Cdc) Tools,Logical Equivalence Checking (Lec),Hardware Simulators/Performance Analysis Tools,Git,Python,Linux Shell

Similar Jobs

17 Hours Ago
In-Office or Remote
9 Locations
157K-220K Annually
Senior level
157K-220K Annually
Senior level
Aerospace
Design and develop mixed-signal PCBAs for space communication systems, owning schematic capture, component selection, signal and power integrity analysis, clock and RF transmission-line design, EMI/EMC mitigation, BOM management, bring-up and validation, and cross-discipline collaboration with FPGA, DSP, and systems engineers.
Top Skills: Altium Designer,Cadence Allegro,Ecad,Ansys Siwave,Cadence Sigrity,Pcie Gen3,Pcie Gen4,Jesd204B,Jesd204C,Ddr4,10Gbe,25Gbe,100Gbe,200Gbe,Fpga,Asic,Adc,Dac,Ipc-2221,Ipc-6012,Ipc-A-610,Rogers,Taconic,Thermal Analysis Tools,Conformal Coating,Potting,Mil-Std,Nasa Standards
19 Days Ago
Remote or Hybrid
4 Locations
140K-180K Annually
Senior level
140K-180K Annually
Senior level
Artificial Intelligence • Machine Learning • Software • Semiconductor
The Digital Verification Engineer will verify hardware, collaborate with ML teams, develop test benches, and enhance tool usability while establishing quality criteria and automating processes.
Top Skills: JasperPerlPythonSystemverilogUvmVmanagerXcelium
Yesterday
In-Office or Remote
Santa Clara, CA, USA
124K-230K Annually
Senior level
124K-230K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and verify mixed-signal layouts in sub-micron CMOS technologies, collaborating with ASIC engineers to ensure integration in VLSI products.
Top Skills: CadenceDrcLvsMixed-Signal DesignPerlPythonSkillVlsi

What you need to know about the Colorado Tech Scene

With a business-friendly climate and research universities like CU Boulder and Colorado State, Colorado has made a name for itself as a startup ecosystem. The state boasts a skilled workforce and high quality of life thanks to its affordable housing, vibrant cultural scene and unparalleled opportunities for outdoor recreation. Colorado is also home to the National Renewable Energy Laboratory, helping cement its status as a hub for renewable energy innovation.

Key Facts About Colorado Tech

  • Number of Tech Workers: 260,000; 8.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Lockheed Martin, Century Link, Comcast, BAE Systems, Level 3
  • Key Industries: Software, artificial intelligence, aerospace, e-commerce, fintech, healthtech
  • Funding Landscape: $4.9 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Access Venture Partners, Ridgeline Ventures, Techstars, Blackhorn Ventures
  • Research Centers and Universities: Colorado School of Mines, University of Colorado Boulder, University of Denver, Colorado State University, Mesa Laboratory, Space Science Institute, National Center for Atmospheric Research, National Renewable Energy Laboratory, Gottlieb Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account